Simple digital test approach for embedded charge-pump phase-locked loops - Electronics Letters
نویسندگان
چکیده
system the time constant of which is mainly related to the dumping resistance of the RLC series branch in the equivalent circuit. A second pole is introduced by the rectifier [6], so the whole system could be approximated by a two pole transfer function. Note that the PWM modulator moves the negative slope edge of the input voltage signal changing the duty cycle and consequently the amplitude of the fundamental harmonic. Positive slope edges remain fixed, therefore the switching period imposed by the PFD circuit does not change and resonance operation is maintained.
منابع مشابه
Investigations for Minimum Invasion Digital Only Built-In "Ramp" Based Test Techniques for Charge Pump PLL's
Due to a number of desirable operational and design characteristics, CP-PLL’s (Charge Pump Phase locked loops) have, in recent years become a pervasive PLL architecture. CP-PLL architectures are exploited for a variety of applications such as on chip clock generation, CRC (clock recovery circuits) and Radio frequency synthesis applications. This paper describes a simple, digital only, minimally...
متن کاملCharge pump with perfect current matching characteristics in phase-locked loops - Electronics Letters
Conventional CMOS charge pump circuits have some current mismatching characteristics. The current mismatch of the charge pump in the PLLs generates a phase offset, which increases spurs in the PLL output signals. In particular, it reduces the locking range in wide range PLLs with a dual loop scheme. A new charge pump circuit with perfect current matching characteristics is proposed. By using an...
متن کاملAll-Digital Phase-Locked Loops, its Advantages and Performance Limitations
The All-Digital Phase-Locked Loop has several advantages when compared with traditional charge-pump based PLL. We will introduce some of its advantages in this paper, showing how they can be used to improve the system’s performance. In addition, performance limitations of the system will be discussed.
متن کاملLow Settling Time All Digital DLL For VHF Application
Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...
متن کاملA 2.2ghz-2.9v Charge Pump Phase Locked Loop Design and Analysis
This paper studies the design and analysis of charge pump phase locked loops (PLLs), the components of the PLLs are analyzed briefly, with the design of a second order charge pump phase locked loops (PLLs). In the last decade a lot of works have been done about the analysis and design of PLLs. In this paper the PLLs are analyzed briefly which is used widely in communication systems and digital ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008